Abstract-This paper presents a circuit performance benchmarking using the large-signal model of graphene FET reported in Part I of this two-part paper. To test the model, it has been implemented in a circuit simulator. In particular, we have simulated a high-frequency performance amplifier, together with other circuits that take the advantage of the ambipolarity of graphene, such as a frequency doubler, an RF subharmonic mixer, and a multiplier phase detector. A variety of simulations comprising dc, transient dynamics, Bode diagram, S parameters, and power spectrum have been compared with experimental data to assess the validity of the model.
I. INTRODUCTION
T HE growing interest in graphene electronics targeting RF and analog applications results in a demand of graphene FET (GFET) compact models, which are needed to fill the gap between both the device and circuit levels. Such models are embedded in a general purpose circuit simulator, which has to cope with dc, transient, and frequency response simulations of any graphene-based circuit. Those circuit-compatible models could serve to different purposes depending on the technology readiness level (TRL). For low TRL, compact models are useful in designing the prototype devices/circuits, for device/circuit performance benchmarking against other technologies, and/or interpreting electrical measurements at the device/circuit level. If technology eventually became more mature (TRL higher), the compact models would be extremely useful to make the circuit design-fabrication cycle more efficient.
This paper is an extension to Part I [1] of a two-part paper. In Part I, a large-signal model of GFETs has been developed. In this paper, we have assessed our circuit-compatible model against experimental measurements. For such a purpose, we have embedded the model in a Cadence Virtuoso Spectre Circuit Simulator [2] , which is a widely used general purpose circuit simulator. We have split this paper in two parts. For the first part, we have assessed the dc and frequency response of a highfrequency voltage amplifier [3] , which is a main building block of RF electronics. In the second part, we have chosen exemplary circuits that take the advantage of the graphene ambipolarity as the working principle. In particular, we have assessed the dc, transient dynamics, and frequency response of a high-performance frequency doubler [4] , an RF subharmonic mixer [5] , and a multiplier phase detector [6] .
II. HIGH-FREQUENCY PERFORMANCE OF GFETs
In this section, a high-frequency graphene voltage amplifier has been simulated and later compared with experimental results [3] . The GFET consists of a gate-stack with an ultrathin high-κ dielectric (4 nm of HfO 2 and the equivalent oxide thickness EOT of 1.75 nm), which has been demonstrated to enhance current saturation [7] . The circuit under test is shown in Fig. 1 , which is a common-source amplifier. The input parameters used for the GFET are described in Table I . The dc transfer characteristics (TCs) and the GFET's transconductance are shown in Fig. 2(a) . Besides, the dc output characteristics at various gate voltages are shown in Fig. 2(b) .
The meaning of the input parameters is explained in [1] . T is the temperature, μ represents the effective carrier mobility, V gs0 is the top gate voltage offset, is the inhomogeneity of the electrostatic potential due to electron-hole puddles, h is the effective energy at which a substrate optical phonon is emitted, W and L are the channel width and length, respectively, L t is the top oxide thickness, ε top refers the top oxide relative permittivity, and R s , R d, and R g refer to source, drain, and gate extrinsic resistances. Fig. 2 (c) shows the key RF characteristics of the GFET-based voltage amplifier. For RF transistors, the cutoff frequency ( f Tx ) and the maximum oscillation frequency ( f max ) are the most widely used figures of merit to characterize the speed limit. The f Tx is defined as the frequency for which the magnitude of the small-signal current gain (|h 21 |) of the transistor is reduced to unity. It is the highest possible frequency at which an FET is useful in RF applications. The simulation shows an f Tx = 8.7 GHz, in close agreement with the measured 8.2 GHz. On the other hand, the f max is defined as the highest possible frequency for which power gain (G MAG ), namely, the frequency 
III. GRAPHENE-BASED AMBIPOLAR ELECTRONICS
Ambipolar electronics based on symmetric I DS -V GS relation around the Dirac voltage (V Dirac ) has attracted lot of attention. The ability to control device polarity allows for: 1) redesign and simplification of conventional circuits, such as frequency multipliers [4] , [8] - [13] , RF mixers [5] , [10] , [14] - [19] , digital modulators [20] - [22] , phase detectors [6] , or active balun architectures [23] and 2) opportunities for new functionalities in both analog/RF and digital domains. In this section, we have benchmarked our model against exemplary ambipolar electronics'-based circuits, such as a high-performance frequency doubler [4] , an RF subharmonic mixer [5] , and a multiplier phase detector [6] .
A. Frequency Doubler
The frequency doubler's working principle takes the advantage of the quadratic behavior of the GFET TCs, which can be written as
where a 0 and a 2 are appropriate parameters describing the TC. When a small ac signal with an offset V GS = V Dirac , namely, V in = V GS + A sin(ωt), is input to the transistor's gate in the circuit of Fig. 3 , the output voltage V out = V ds results in
where A is the amplitude, ω = 2π f in is the angular frequency, and R 0 is a load resistor connected to the drain. The output frequency is double because of the quadratic TC. If the TC was not perfectly parabolic and/or symmetric, which is the practical case, the output voltage would contain, in the former case, other even higher order harmonics and, in the latter case, other odd high-order harmonics, resulting in harmonic distortion. The examples of frequency doublers can be found in [4] and [8] - [12] . Moreover, with a properly adjusted threshold voltage separation of two graphene FETs connected in series, a graphene-based frequency tripler has been demonstrated [13] . Next, we proceed to apply the GFET model to the frequency doubler circuit shown in Fig. 3 . The goal is to benchmark the model's outcome against the experimental data reported in [4] . The input parameters used for the GFET are shown in Table II . The dc TCs and the GFET transconductance are shown in Fig. 4(a) , with a nearly symmetric shape respect to the Dirac voltage, V Dirac = −1.15 V.
Using the GFET model, we have analyzed the output waveform for different input frequencies, which are shown in Fig. 4(b)-(d) . For the lowest frequency, f in = 10 kHz, the output waveform consists of the doubled frequency with an amplitude of ∼A/10, with a clear distortion coming from other higher order harmonics [see Fig. 4(b) ]. A Fourier transform of the waveform, shown in Fig. 5 , reveals that 60% of the output RF power is concentrated at the doubled frequency of 20 kHz. Fig. 4(b) . When the input signal is increased up to f in = 200 kHz and beyond a severe decay of the output signal amplitude was observed in the experiment, with a voltage gain of ∼A/100 [4] , likely because of the presence of a parasitic capacitance C pad = 600 pF between the GFET source-drain terminals and its back gate, getting a similar output waveform as in the experiment for an input frequency of 200 kHz [see Fig. 4(c) ]. If the input frequency is further increased up to 2 GHz, the output waveform, shown in Fig. 4(d) , displays the doubled frequency, although with a greater distortion, because the group delay is not constant with the frequency according to Fig. 6 , meaning that the phase is not linear with the frequency. To achieve high efficiency gigahertz frequency multipliers, the parasitic capacitances must be diminished. Besides, these nonidealities must be incorporated to the device model to make realistic predictions on the performance of high-frequency circuits.
B. RF Mixer
In telecommunications, a mixer is a nonlinear device that receives two different frequencies [the local oscillator (LO) signal at f LO and the RF signal at f RF ] at the input port and a mixture of several frequencies appears at the output, including both original input frequencies, the sum of the input frequencies, the difference between the input frequencies [the intermediate frequency (IF) signal at f IF ], and other intermodulations [24] . There are basically two operating principles for an FET mixer; either utilizing the change in transconductance, g m , or channel conductance, G ds (=I DS /V DS ), with the gate voltage. In both the approaches, an LO signal is applied to the gate to achieve a resulting time-varying, periodic quantity g m (t) or G ds (t). The former case is referred to as an active transconductance mixer, where the RF signal is applied to the gate, and the latter a resistive mixer, with the RF signal applied to the drain [18] .
On the one hand, the best possible performance from a transconductance mixer is realized by maximizing the variation in g m , which is accomplished by biasing the FET in the saturation region. The examples of graphene-based transconductance mixers can be found in [10] and [14] . However, as a consequence of the currently low transconductance in GFETs and the weak current saturation, the so far reported graphene-based transconductance mixers have shown poor performance. Instead, it does seem better to use the resistive mixing concept combined with the unique properties of graphene allowing for the design of subharmonic mixers with a single FET. The mixer operation is based on a sinusoidal LO signal also applied to the gate of the GFET, biased at the Dirac voltage. The idea is to make a frequency doubler operation with the LO signal, as explained in Section III-A, but keeping the drain unbiased. Thus, the conductance variation as seen from the drain G ds (t) would have a fundamental frequency component twice as f LO . Therefore, a subharmonic mixer only needs half the LO frequency compared with a fundamental mixer. This property is attractive particularly at high frequencies, where there is a lack of compact sources providing sufficient power [25] . Moreover, subharmonic mixers suppress the LO noise [26] , and the wide frequency gap between the RF and LO signals simplifies the LO and RF separation [27] . The examples of resistive mixers without subharmonic operation are reported in [15] - [17] , and the examples of resistive subharmonic mixers can be found in [5] , [18] , and [19] . Besides, due to near symmetrical ambipolar conduction, graphene-based mixers can effectively suppress odd-order intermodulations, which are often present in the conventional unipolar mixers and are harmful to circuit operations [28] .
In this section, we have applied the GFET model to the subharmonic resistive mixer circuit shown in Fig. 7 . The goal is to benchmark the model's outcome against the experimental data reported in [5] . The input parameters used for the GFET are shown in Table III . The circuit under test only uses a transistor and no balun is required in that implementation, which makes the mixer more compact, as opposed to conventional subharmonic resistive FET mixers, which require two FETs in a parallel configuration, including a balun for feeding the two out-of-phase LO signals [29] , [30] . In the subharmonic mixer, the RF signal is applied to the drain of the GFET through a high-pass filter and the IF is extracted with a low-pass filter, both assumed with the cutoff frequencies of 800 and 30 MHz, respectively.
The drain-to-source resistance R DS = 1/G DS versus the gate voltage is shown in Fig. 8(a) . The device has been bias at Spectrum (solid lines) of the signal collected at the drain (P LO = 15 dBm and f LO = 1.01 GHz; P RF = −20 dBm and f RF = 2 GHz). The bubbles correspond to the experimental results in [5] , and the stars correspond to the power peaks of the signal collected at the IF port (color online).
V GS = V Dirac = 1 V through a bias tee. The RF signal has been introduced to RF port connected to the drain, and the LO signal has been introduced to the LO port connected to the gate through the bias tee, where the IF signal is collected at the IF port, according to the schematics shown in Fig. 7 . Fig. 8(b) shows the mixer IF output power versus the RF input power, where a near constant conversion loss rate of ∼25 dB has been obtained. The transient evolution of the signal collected at the drain is shown in Fig. 8(c) , as well as the signal collected at the IF port [ Fig. 8(d) ], which oscillates as expected at f IF = | f RF -2 f LO | = 20 MHz. Finally, the spectrum of the signal collected at the drain is shown in Fig. 9 , being the output power of around −49 dBm. Lower levels of odd harmonics are observed as well, which are attributed to the nonperfect symmetry of R DS versus V GS .
C. Multiplier Phase Detector
The multiplier phase detector is a vital component of the phase-locked loop, which is one of the most important building blocks in modern analog, digital, and communication circuits [31] .
Upon the application of a sinusoidal wave A 1 sin(ωt + θ 1 ) and a square wave A 2 rect(ωt + θ 2 ) to the input of a phase detector, the dc component of the output can be written as the product of the two input signals [6] 
where K d is the gain of the detector and θ e is the phase difference in radians between the input signals. Hence, the relation between the dc component and the phase difference can be utilized for phase detection. A multiplier is generally needed for this process, which complicates the circuit. However, taking the advantage of the ambipolarity of a GFET, the simplified circuit structure shown in Fig. 10 is enough to perform the phase detection. Next, we proceed to apply the GFET model to the phase detector circuit shown in Fig. 10 with the goal of benchmarking the model's outcome against the experimental data reported in [6] . The input parameters used for the GFET are shown in Table IV . The dc TCs and the GFET's transconductance at V ds = 0.1 V are shown in Fig. 11(a) . The device shows a nearly symmetric characteristic around the Dirac voltage (V Dirac = 0.55 V). Then, the GFET is biased at V DD = 1.8 V through a series resistor R 0 = 20 k , [6] according to the schematic shown in Fig. 10 . The back gate has been assumed disconnected, as in [6] . A square-wave signal is used as the gate bias voltage, where the lower (V low = 0.36 V) and (V high = 0.82 V) values satisfy V low < V Dirac and V high > V Dirac . Both the levels match with the two g m peaks so to get the maximum voltage gain. A sinusoidal-wave signal with 0.1 V of amplitude oscillates around the two levels of the square-wave signal. Both the signals have 100 kHz of frequency, thus resulting in the following combined gate input signal:
In Fig. 11(b) and (c), the transient response of the multiplier phase detector circuit has been depicted, assuming both θ e = π/6 and θ e = −π/6, respectively, which look very similar to the experimental results. The circuit corresponds to a commonsource amplifier; therefore, the voltage gain could be estimated as
It is approximately 0.1, which agrees with the reported value in [6] . Finally, in Fig. 11(d) , the output dc component is shown for different values of θ e . As the phase difference goes from −π/2 to π/2 rad, the dc component decreases from 353 to 326 mV, which corresponds to a detector gain of K d ≈ −8.6 mV/rad, which can be further improved by combining a reduction of the series resistance, increasing the gate efficiency (increase g m ), and pushing the transistor to the saturation region (reducing g ds ). 
IV. CONCLUSION
In conclusion, we have presented a large-signal GFET model suitable for a circuit design [1] (Verilog-A version available online at http://ieeexplore.ieee.org) and it has been benchmarked against high-performance and ambipolar electronics' circuits. The agreement between the experiment and the simulation is quite good in general, although fine adjustment would require further modeling of parasitic effects, such as extrinsic capacitances and voltage-dependent contact resistances. The GFET model is compatible with the conventional circuit simulators allowing for technology benchmarking, performance metrics prediction, and the design of circuits offering new functionalities. The intrinsic description of the device serves as a starting point toward a complete GFET model that could incorporate additional nonidealities.
